BTI reliability of ultra-thin EOT MOSFETs for sub-threshold logic

نویسندگان

  • Jacopo Franco
  • S. Graziano
  • Ben Kaczer
  • Felice Crupi
  • L.-Å. Ragnarsson
  • Tibor Grasser
  • Guido Groeseneken
چکیده

A first study of the BTI reliability of a 6 Å EOT CMOS process for potential application in sub-threshold logic is presented. Considerable threshold voltage shifts are observed also for sub-threshold operation. The observed shifts convert to a remarkable current reduction due to the exponential dependence of current on Vth in this operating regime. Moreover, the pMOS is observed to degrade significantly more w.r.t. the nMOS device, inducing a detrimental Vth-imbalance. A proper device failure criterion is proposed, based on simulation of the DC robustness of an inverter logic circuit. 2012 Elsevier Ltd. All rights reserved.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Polarity Dependent Reliability of Advanced MOSFET Using MOCVD Nitrided Hf-silicate High-k Gate Dielectric

We report reliability of MOSFETs with MOCVD nitrided Hfsilicate (HfSiON) high-k gate dielectric. HfSiON has shown superior electrical characteristics, such as low leakage relative to SiO2 and high mobility compared to other high-k gate dielectrics [1]. SILC is found to be comparable to SiO2 and better than Hf-silicate without nitridation. TDDB and BTI reveal significant difference between inver...

متن کامل

Correlations between BTI-Induced Degradations and Process Variations on ASICs and FPGAs

We analyze the correlation between BTI (Bias Temperature Instability) -induced degradations and process variations. Those reliability issues are correlated. BTI is one of the most significant agingdegradations on LSIs. Threshold voltages of MOSFETs increase with time when biases stress their gates. It shows a strong effect of BTI on highly scaled LSIs in the same way as the process variations. ...

متن کامل

Electrical Characterization of sub-30nm Gatelength SOI MOSFETs

Demonstrations of sub 20nm gate length MOSFET devices involving various FEOL (front end of line) schemes such as Silicon On DEpletion Layer (SODEL) FET’s, asymmetricgate FinFET devices, planar Ultra-thin body SOI (UTSOI) FET’s, and, more recently, independently oriented surface channels for (110) pMOS and (100) nMOS described as Simplified Hybrid Orientation Technology (SHOT).[1-4, 718] have be...

متن کامل

Si channel surface dependence of electrical characteristics in ultra-thin gate oxide CMOS

Introduction For high-speed logic applications, suppression of the power consumption is very important and thus supply voltage should be reduced at every new generation. In order to realize high performance despite a low supply voltage, gate oxide thickness has to be reduced continuously. In fact, it has been suggested that even 1.6 -1.1 nm EOT (equivalent physical SiO2 thickness) gate insulato...

متن کامل

6Å EOT Si0.45Ge0.55 pMOSFET with Optimized Reliability (VDD=1V): Meeting the NBTI Lifetime Target at Ultra-Thin EOT

6Å EOT Si0.45Ge0.55 pFETs with 10 year lifetime at operating conditions (VDD=1V) are demonstrated. Ultra-thin EOT is achieved by interfacial layer (IL) scavenging. Negative Bias Temperature Instability (NBTI) is alleviated using a high Ge fraction, a thick SiGe quantum well (QW) and a thin Si cap. Hot Carrier Injection (HCI) and Time Dependent Dielectric Breakdown (TDDB) are shown also to not c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 52  شماره 

صفحات  -

تاریخ انتشار 2012